mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-09-02 22:38:49 +02:00
Lars-Peter Clausen
6ffb4b9a3a
Check that string literals can be assigned to byte arrays. Check that invalid target array types are reported as errors. Signed-off-by: Lars-Peter Clausen <[email protected]>
18 lines
254 B
Verilog
18 lines
254 B
Verilog
// Check that string literals cannot be connected to output byte array ports.
|
|
|
|
module M (
|
|
output byte out [0:1]
|
|
);
|
|
|
|
initial begin
|
|
out = "CD";
|
|
end
|
|
|
|
endmodule
|
|
|
|
module test;
|
|
|
|
M i_m("AB"); // Error: output expression is not assignable
|
|
|
|
endmodule
|