mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-09-03 03:23:31 +02:00
Lars-Peter Clausen
4ef5b02bcd
Check various different scenarios for array compatibility in continuous array assign. Both testing cases that should work and cases that should fail. Signed-off-by: Lars-Peter Clausen <[email protected]>
16 lines
212 B
Verilog
16 lines
212 B
Verilog
// Check that it is an error trying to continuously assign a scalar net to an
|
|
// unpacked array.
|
|
|
|
module test;
|
|
|
|
wire a[1:0];
|
|
wire x;
|
|
|
|
assign a = x;
|
|
|
|
initial begin
|
|
$display("FAILED");
|
|
end
|
|
|
|
endmodule
|