mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-09-03 03:23:31 +02:00
Lars-Peter Clausen
4ef5b02bcd
Check various different scenarios for array compatibility in continuous array assign. Both testing cases that should work and cases that should fail. Signed-off-by: Lars-Peter Clausen <[email protected]>
17 lines
309 B
Verilog
17 lines
309 B
Verilog
// Check that it is an error if the number of unpacked dimensions do not match
|
|
// in an continuous array assignment, even if the canonical size of the array is
|
|
// the same.
|
|
|
|
module test;
|
|
|
|
wire [1:0] x[1:0][1:0];
|
|
reg [1:0] y[3:0];
|
|
|
|
assign x = y;
|
|
|
|
initial begin
|
|
$display("FAILED");
|
|
end
|
|
|
|
endmodule
|