mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-09-03 05:43:53 +02:00
Check various different scenarios for array compatibility in continuous array assign. Both testing cases that should work and cases that should fail. Signed-off-by: Lars-Peter Clausen <[email protected]>
19 lines
367 B
Verilog
19 lines
367 B
Verilog
// Check that it is an error to continuously assign an unpacked array with an
|
|
// enum element type if the other unpacked array element type is not the same
|
|
// enum type, even if the two element types are the same size.
|
|
|
|
module test;
|
|
|
|
wire enum integer {
|
|
A
|
|
} x[1:0];
|
|
integer y[1:0];
|
|
|
|
assign x = y;
|
|
|
|
initial begin
|
|
$display("FAILED");
|
|
end
|
|
|
|
endmodule
|