mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-09-03 08:25:32 +02:00
Lars-Peter Clausen
4ef5b02bcd
Check various different scenarios for array compatibility in continuous array assign. Both testing cases that should work and cases that should fail. Signed-off-by: Lars-Peter Clausen <[email protected]>
15 lines
206 B
Verilog
15 lines
206 B
Verilog
// Check that continuous assignment of two compatible arrays is supported
|
|
|
|
module test;
|
|
|
|
wire [1:0] x[1:0];
|
|
wire [1:0] y[1:0];
|
|
|
|
assign x = y;
|
|
|
|
initial begin
|
|
$display("PASSED");
|
|
end
|
|
|
|
endmodule
|