mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-09-03 01:33:07 +02:00
Lars-Peter Clausen
90a1168086
Check that basic assignment patterns are supported for unpacked arrays. Check that all of packed types, reals and string arrays are supported. Signed-off-by: Lars-Peter Clausen <[email protected]>
46 lines
999 B
Verilog
46 lines
999 B
Verilog
// Check that continuous assignment of unpacked array assignment patterns to
|
|
// multi-dimensional arrays is supported and entries are assigned in the right
|
|
// order.
|
|
|
|
module test;
|
|
|
|
bit failed;
|
|
|
|
`define check(val, exp) do \
|
|
if (val !== exp) begin \
|
|
$display("FAILED(%0d). '%s' expected %0d, got %0d", `__LINE__, `"val`", exp, val); \
|
|
failed = 1'b1; \
|
|
end \
|
|
while(0)
|
|
|
|
int x[1:0][1:0];
|
|
int y[1:0][0:1];
|
|
int z[2][2];
|
|
|
|
assign x = '{'{1'b1, 1 + 1}, '{3.3, "TEST"}};
|
|
assign y = '{'{1'b1, 1 + 1}, '{3.3, "TEST"}};
|
|
assign z = '{'{1'b1, 1 + 1}, '{3.3, "TEST"}};
|
|
|
|
initial begin
|
|
`check(x[0][0], 1413829460);
|
|
`check(x[0][1], 3);
|
|
`check(x[1][0], 2);
|
|
`check(x[1][1], 1);
|
|
|
|
`check(y[0][0], 3);
|
|
`check(y[0][1], 1413829460);
|
|
`check(y[1][0], 1);
|
|
`check(y[1][1], 2);
|
|
|
|
`check(z[0][0], 1);
|
|
`check(z[0][1], 2);
|
|
`check(z[1][0], 3);
|
|
`check(z[1][1], 1413829460);
|
|
|
|
if (!failed) begin
|
|
$display("PASSED");
|
|
end
|
|
end
|
|
|
|
endmodule
|