mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-09-07 11:51:38 +02:00
Lars-Peter Clausen
d4c35340e0
Check that packed array assignment patterns and struct assignment patterns are supported for continuous assignments. Check for both assignment to variables as well as array elements. Signed-off-by: Lars-Peter Clausen <[email protected]>
33 lines
630 B
Verilog
33 lines
630 B
Verilog
// Check that positional assigment patterns are supported for structs when using
|
|
// continuous assignments to array elements.
|
|
|
|
module test;
|
|
|
|
typedef struct packed {
|
|
logic [31:0] x;
|
|
logic [15:0] y;
|
|
logic [7:0] z;
|
|
} T;
|
|
|
|
T x[2];
|
|
|
|
// Check nested assignment patterns
|
|
struct packed {
|
|
T x;
|
|
logic [2:0][3:0] y;
|
|
} y[2];
|
|
|
|
assign x[0] = '{1'b1, 2.0, 2 + 1};
|
|
assign y[1] = '{'{1'b1, 2.0, 2 + 1}, '{4, 5, 6}};
|
|
|
|
final begin
|
|
if (x[0] === 56'h00000001000203 &&
|
|
y[1] === 68'h00000001000203456) begin
|
|
$display("PASSED");
|
|
end else begin
|
|
$display("FAILED");
|
|
end
|
|
end
|
|
|
|
endmodule
|