mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-09-03 03:53:27 +02:00
Lars-Peter Clausen
3e5f9fd044
The test checks that all invalid declarations produce an error and also do not crash the application. Signed-off-by: Lars-Peter Clausen <[email protected]>
16 lines
313 B
Verilog
16 lines
313 B
Verilog
// Check that structs with invalid member declarations are deteceted, report an
|
|
// error and do not cause a crash
|
|
|
|
module test;
|
|
|
|
struct packed {
|
|
logic x; // OK
|
|
logic y, z; // OK
|
|
logic bit; // Invalid
|
|
logic a b c; // Invalid
|
|
logc d; // Invalid
|
|
e; // Invalid
|
|
} s;
|
|
|
|
endmodule
|