mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-09-03 16:29:25 +02:00
11 lines
118 B
Verilog
11 lines
118 B
Verilog
`timescale 1ns/1ps
|
|
|
|
module top;
|
|
|
|
initial begin
|
|
$sdf_annotate("ivltests/sdf_header.sdf", top);
|
|
end
|
|
|
|
endmodule
|
|
|