mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-09-02 21:48:38 +02:00
12 lines
125 B
Verilog
12 lines
125 B
Verilog
module test;
|
|
|
|
integer i;
|
|
|
|
initial begin
|
|
for (i = 0; i < 1000; i++) begin
|
|
$display("%h", $random);
|
|
end
|
|
end
|
|
|
|
endmodule
|