mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-09-03 08:25:32 +02:00
Lars-Peter Clausen
91579c7c79
SystemVerilog supports parameters without default values in parameter port list. Add regression tests to check this feature. Also add a regression test to check that modules without a default parameter are not automatically picked as a toplevel module. Signed-off-by: Lars-Peter Clausen <[email protected]>
17 lines
224 B
Verilog
17 lines
224 B
Verilog
// Check that parameters without default values outside the parameter port list
|
|
// generate an error.
|
|
|
|
module a;
|
|
|
|
parameter A;
|
|
|
|
initial begin
|
|
$display("FAILED");
|
|
end
|
|
|
|
endmodule
|
|
|
|
module test;
|
|
a #(.A(10)) i_a();
|
|
endmodule
|