mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-09-03 08:25:32 +02:00
Lars-Peter Clausen
41b4ce5f8c
Check that it is possible to do a part select on a vector declared in a package. Signed-off-by: Lars-Peter Clausen <[email protected]>
21 lines
390 B
Verilog
21 lines
390 B
Verilog
// Check that it is possible to do a part select on a vector declared in
|
|
// package
|
|
|
|
package P;
|
|
reg [7:0] x = 8'h5a;
|
|
reg [1:0][7:0] y = 16'h5af0;
|
|
endpackage
|
|
|
|
module test;
|
|
|
|
initial begin
|
|
if (P::x[3:0] == 4'ha && P::x[7:4] == 4'h5 &&
|
|
P::y[0] == 8'hf0 && P::y[1] == 8'h5a) begin
|
|
$display("PASSED");
|
|
end else begin
|
|
$display("FAILED");
|
|
end
|
|
end
|
|
|
|
endmodule
|