mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-09-05 08:52:33 +02:00
Lars-Peter Clausen
b37636e4fc
Check that the following declarations inside a generate block generate an error: * module, program or interface * specparam * specify block * timeunit Signed-off-by: Lars-Peter Clausen <[email protected]>
19 lines
234 B
Verilog
19 lines
234 B
Verilog
// Check that a specify block inside a generate block is an error
|
|
|
|
module test #(
|
|
parameter A = 1
|
|
);
|
|
|
|
generate
|
|
if (A) begin
|
|
specify // Error
|
|
endspecify
|
|
end
|
|
endgenerate
|
|
|
|
initial begin
|
|
$display("FAILED");
|
|
end
|
|
|
|
endmodule
|