mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-09-03 08:25:32 +02:00
Lars-Peter Clausen
de415b2f03
Check that statements that are not allowed in functions or final procedures are still rejected when they are placed in a named block scope. Signed-off-by: Lars-Peter Clausen <[email protected]>
22 lines
292 B
Verilog
22 lines
292 B
Verilog
// Check that function context is preserved when elaborating nested blocks.
|
|
|
|
module test;
|
|
|
|
reg x;
|
|
integer y;
|
|
|
|
function integer f;
|
|
input a;
|
|
begin : nested
|
|
x <= a;
|
|
f = 0;
|
|
end
|
|
endfunction
|
|
|
|
initial begin
|
|
y = f(1'b1);
|
|
$display("FAILED");
|
|
end
|
|
|
|
endmodule
|