mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-09-02 22:38:49 +02:00
Lars-Peter Clausen
de415b2f03
Check that statements that are not allowed in functions or final procedures are still rejected when they are placed in a named block scope. Signed-off-by: Lars-Peter Clausen <[email protected]>
13 lines
156 B
Verilog
13 lines
156 B
Verilog
// Check that final context is preserved when elaborating nested blocks.
|
|
|
|
module test;
|
|
|
|
task t;
|
|
endtask
|
|
|
|
final begin : nested
|
|
t;
|
|
end
|
|
|
|
endmodule
|