mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-09-02 23:38:58 +02:00
Check that the behavior for all sorts of base types for enums is correctly implemented. Both for valid as well as invalid base types. Signed-off-by: Lars-Peter Clausen <[email protected]>
17 lines
273 B
Verilog
17 lines
273 B
Verilog
// Check that using a type identifier that resolves to a type with multiple
|
|
// packed dimensions as the base type for an enum results in an error.
|
|
|
|
module test;
|
|
|
|
typedef bit [1:0][1:0] T;
|
|
|
|
enum T {
|
|
A
|
|
} e;
|
|
|
|
initial begin
|
|
$display("FAILED");
|
|
end
|
|
|
|
endmodule
|