mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-09-06 09:07:15 +02:00
11 lines
128 B
Verilog
11 lines
128 B
Verilog
module test();
|
|
|
|
initial begin
|
|
$display("%b", w);
|
|
$display("used before declaration");
|
|
end
|
|
|
|
localparam w = 8'hAA;
|
|
|
|
endmodule
|