mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-09-05 08:52:33 +02:00
13 lines
116 B
Verilog
13 lines
116 B
Verilog
module test();
|
|
|
|
initial begin
|
|
@(e);
|
|
$display("used before declaration");
|
|
end
|
|
|
|
event e;
|
|
|
|
initial ->e;
|
|
|
|
endmodule
|