mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-09-04 08:34:09 +02:00
11 lines
101 B
Verilog
11 lines
101 B
Verilog
module test();
|
|
|
|
initial begin
|
|
->e;
|
|
$display("used before declaration");
|
|
end
|
|
|
|
event e;
|
|
|
|
endmodule
|