mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-09-03 16:29:25 +02:00
13 lines
135 B
Verilog
13 lines
135 B
Verilog
module test();
|
|
|
|
assign w = 1;
|
|
|
|
initial begin
|
|
$display("%b", w);
|
|
$display("used before declaration");
|
|
end
|
|
|
|
wire [7:0] w;
|
|
|
|
endmodule
|