mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-09-07 11:51:38 +02:00
12 lines
122 B
Verilog
12 lines
122 B
Verilog
module test();
|
|
|
|
initial begin
|
|
v = 1;
|
|
$display("%b", v);
|
|
$display("used before declaration");
|
|
end
|
|
|
|
reg v;
|
|
|
|
endmodule
|