mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-09-02 22:48:43 +02:00
Lars-Peter Clausen
5ae7425fdb
Check that assignment operators on real array entries are supported. Also check that * out-of-bounds indices work as expected * it works after a comparison that set vvp flag 4 to 0 Signed-off-by: Lars-Peter Clausen <[email protected]>
35 lines
575 B
Verilog
35 lines
575 B
Verilog
// Check that assignment operators on real arrays are supported.
|
|
|
|
module test;
|
|
|
|
real r[1:0];
|
|
integer i = 1;
|
|
|
|
initial begin
|
|
// Immediate index
|
|
r[0] = 8.0;
|
|
r[0] += 1.0;
|
|
r[0] -= 2.0;
|
|
r[0] *= 3.0;
|
|
r[0] /= 7.0;
|
|
r[0]++;
|
|
r[0]--;
|
|
|
|
// Variable index
|
|
r[i] = 8.0;
|
|
r[i] += 1.0;
|
|
r[i] -= 2.0;
|
|
r[i] *= 3.0;
|
|
r[i] /= 7.0;
|
|
r[i]++;
|
|
r[i]--;
|
|
|
|
if (r[0] == 3.0 && r[1] == 3.0) begin
|
|
$display("PASSED");
|
|
end else begin
|
|
$display("FAILED. Expected %f, got %f and %f", 3.0, r[0], r[1]);
|
|
end
|
|
end
|
|
|
|
endmodule
|