mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-09-07 19:56:53 +02:00
The ivlpp program is a good place to detect that the source file is VHDL, and pass the source file to the vhdlpp program. Do so automatically.