Files
iverilog/vhdlpp
Pawel Szostek 240880d81b Change indentation mechanism in debug dump for VHDL
There has been added additional default attribute to
all 'dump' function calls which is in all cases equal
to 0. Now one can specify how much this debug dumping should
be intended. This should allow people to dump smoothly whole
designs (as it was now) as far as separate units.

This is now the parent who specifies the base indentation
for all components (children). For example, architecture
"decides" how much their signals should be indented.
2011-04-06 18:46:48 -07:00
..
2011-03-31 18:57:25 -07:00
2011-03-14 17:34:57 -07:00
2011-03-29 08:56:10 -07:00
2011-03-14 17:34:57 -07:00
2011-03-03 11:21:31 -08:00
2011-03-03 11:21:31 -08:00
2011-03-03 11:21:31 -08:00
2011-02-27 10:33:37 -08:00

vhdlpp COMMAND LINE FLAGS:

-D <token>
  Debug flags. The token can be

  * yydebug | no-yydebug

  * entities=<path>

-V
  Display version on stdout

-v
  Verbose: Display version on stderr, and enable verbose messages to
  stderr.