iverilog/ivtest/ivltests/pr3309391.v

9 lines
175 B
Verilog

module top;
specify
specparam Tdelay = 1.0;
endspecify
initial if (Tdelay != 1.0) $display("FAILED:, got %f", Tdelay);
else $display("PASSED");
endmodule