iverilog/ivtest/ivltests/pr3112073a.v

10 lines
121 B
Verilog

module top;
reg real [1:0] a;
initial begin
a[0] = 0.3;
a[1] = 0.4;
$display("FAILED");
end
endmodule