iverilog/ivtest/ivltests/pr2459681.v

module bug();

reg [7:0] memory[1:0];

reg index;

initial begin
  index = 0;
  memory[~index] = 1;
  if (memory[1] === 1)
    $display("PASSED");
  else
    $display("FAILED");
end

endmodule