iverilog/ivtest/ivltests/pr1912112.v

7 lines
138 B
Verilog

`define world World
`define test Hello `world
module test;
initial $display("The `test definition is: `define %s", ``test);
endmodule