luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
iverilog/ivtest/ivltests/pr2721213.v

8 lines
86 B
Verilog
Raw Blame History

module top;
task foo();
$display("PASSED");
endtask
initial foo;
endmodule
Reference in New Issue View Git Blame Copy Permalink