mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-08-29 17:19:36 +02:00
Stephen Williams
cea237b407
By adding ivtest to the iverilog source tree, it is easier to keep the regression test synchronized with the source that is being tested. This should be especially helpful for PRs that add a new feature, and have a matching ivtest PR with the regression test for that feature.
25 lines
490 B
Verilog
25 lines
490 B
Verilog
// This program block demonstrates that initial and final blocks
|
|
// work, and that program variables work as well.
|
|
program main;
|
|
|
|
int foo;
|
|
int bar;
|
|
|
|
initial begin
|
|
bar = 1;
|
|
for (foo = 1 ; foo < 10 ; ++foo) begin
|
|
bar = bar * foo;
|
|
$display("foo = %d, bar=%d", foo, bar);
|
|
end
|
|
end
|
|
|
|
final begin
|
|
if (foo !== 10 || bar !== 362_880) begin
|
|
$display("FAILED -- foo=%d", foo);
|
|
end else begin
|
|
$display("PASSED");
|
|
end
|
|
end
|
|
|
|
endprogram // main
|