mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-08-28 16:53:45 +02:00
Stephen Williams
cea237b407
By adding ivtest to the iverilog source tree, it is easier to keep the regression test synchronized with the source that is being tested. This should be especially helpful for PRs that add a new feature, and have a matching ivtest PR with the regression test for that feature.
14 lines
379 B
Verilog
14 lines
379 B
Verilog
/*
|
|
* This trivial example tickled PR508, where the thread
|
|
* pointer in the event was uninitialized. This should
|
|
* in general check the case of signaling events without
|
|
* threads ever having waiting on it.
|
|
*/
|
|
module example;
|
|
event my_event;
|
|
initial -> my_event;
|
|
reg [25:0] m26;
|
|
wire [25:0] w26 = m26;
|
|
initial $display("PASSED");
|
|
endmodule
|