mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-08-29 01:03:29 +02:00
Stephen Williams
cea237b407
By adding ivtest to the iverilog source tree, it is easier to keep the regression test synchronized with the source that is being tested. This should be especially helpful for PRs that add a new feature, and have a matching ivtest PR with the regression test for that feature.
33 lines
747 B
Verilog
33 lines
747 B
Verilog
`begin_keywords "1364-2005"
|
|
module test();
|
|
|
|
reg signed [15:0] a;
|
|
reg signed [7:0] b;
|
|
reg signed [31:0] expect;
|
|
reg signed [31:0] actual;
|
|
|
|
reg signed [127:0] long_x;
|
|
real real_x;
|
|
|
|
initial begin
|
|
for (a = -32768; a < 32767; a = a + 1) begin:outer_loop
|
|
long_x = 1;
|
|
for (b = 0; b < 127; b = b + 1) begin:inner_loop
|
|
real_x = $itor(a) ** $itor(b);
|
|
if (real_x < 0.0) real_x = -real_x;
|
|
if (real_x >= 2.0**128.0) disable outer_loop;
|
|
expect = long_x;
|
|
actual = a ** b;
|
|
if (actual !== expect) begin
|
|
$display("FAILED : %0d ** %0d = %0d not %0d", a, b, expect, actual);
|
|
$finish;
|
|
end
|
|
long_x = long_x * a;
|
|
end
|
|
end
|
|
$display("PASSED");
|
|
end
|
|
|
|
endmodule
|
|
`end_keywords
|