mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-08-28 16:53:45 +02:00
Lars-Peter Clausen
315bc1908a
Check that the behavior for all sorts of base types for enums is correctly implemented. Both for valid as well as invalid base types. Signed-off-by: Lars-Peter Clausen <[email protected]>
19 lines
214 B
Verilog
19 lines
214 B
Verilog
// Check that using an enum type as the base type for an enum results in an
|
|
// error.
|
|
|
|
module test;
|
|
|
|
typedef enum {
|
|
X
|
|
} T;
|
|
|
|
enum T {
|
|
A
|
|
} e;
|
|
|
|
initial begin
|
|
$display("FAILED");
|
|
end
|
|
|
|
endmodule
|