30 lines
772 B
Verilog
30 lines
772 B
Verilog
// Copyright 2020 Google LLC
|
|
//
|
|
// Licensed under the Apache License, Version 2.0 (the "License");
|
|
// you may not use this file except in compliance with the License.
|
|
// You may obtain a copy of the License at
|
|
//
|
|
// http://www.apache.org/licenses/LICENSE-2.0
|
|
//
|
|
// Unless required by applicable law or agreed to in writing, software
|
|
// distributed under the License is distributed on an "AS IS" BASIS,
|
|
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
// See the License for the specific language governing permissions and
|
|
// limitations under the License.
|
|
|
|
|
|
// Verilog test helper file.
|
|
|
|
module hello;
|
|
|
|
integer val;
|
|
|
|
initial begin
|
|
val = 41;
|
|
$increment(val);
|
|
$display("$increment returns val=%d", val);
|
|
$finish();
|
|
end
|
|
|
|
endmodule
|