iverilog/Documentation
Lars-Peter Clausen 5311c0cd38 vvp: Add opcode for unary real minus
Currently the vvp target emits unary real minus as `0.0 - value`.
This is not the same operation for all real values. It loses the
negative zero result for `-(+0.0)` and does not reliably flip the sign
bit for NaN values whose bits are visible through `$realtobits`.

Add `%neg/wr` and use it for unary real minus. This performs a direct
negation of the real stack value, so zero, NaN and infinity all use the
same operation as unary minus instead of a binary subtraction from zero.

Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
2026-06-22 07:43:02 -07:00
..
developer vvp: Add opcode for unary real minus 2026-06-22 07:43:02 -07:00
releases Add V13 release notes 2026-02-27 21:17:43 -08:00
targets Add V13 release notes 2026-02-27 21:17:43 -08:00
usage Add 2017 and 2023 language flag support 2026-05-16 15:40:37 -07:00
.gitignore Action to deploy documentation to gh-pages 2022-04-15 20:49:13 -07:00
Makefile Action to deploy documentation to gh-pages 2022-04-15 20:49:13 -07:00
conf.py docs: add edit this page to sidebar 2026-05-13 22:12:30 +08:00
favicon.ico Add favicon 2023-06-09 14:07:28 +02:00
index.rst Add V13 release notes 2026-02-27 21:17:43 -08:00
make.bat Start Icarus Verilog Documentation using Sphinx 2022-04-10 19:24:08 -07:00
requirements.txt docs: switch docs to shibuya theme and install via venv 2026-05-11 20:48:58 +08:00