iverilog/ivtest/ivltests/br_gh1323_top.v

8 lines
105 B
Verilog

`define typ(n) n
module br_gh1323_top #(parameter `typ(X) = 1) ();
br_gh1323_lib #(X) u0();
endmodule