iverilog/tgt-pcb/pcb.conf at 4bebcad6fd3ded96aa3a68c6ada902e8b9559ff2 - iverilog - Gitea: Git with a cup of tea

luke/iverilog

mirror of https://github.com/steveicarus/iverilog.git synced 2026-08-29 01:03:29 +02:00

Files

T

Stephen Williams 9075326bb7 Introduce PCB code generator.

2011-12-20 14:16:54 -06:00

4 lines

48 B

Plaintext

Raw Blame History

	`functor:cprop`
	`functor:nodangle`
	`flag:DLL=pcb.tgt`