mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-08-29 01:03:29 +02:00
Stephen Williams
cea237b407
By adding ivtest to the iverilog source tree, it is easier to keep the regression test synchronized with the source that is being tested. This should be especially helpful for PRs that add a new feature, and have a matching ivtest PR with the regression test for that feature.
15 lines
387 B
Verilog
15 lines
387 B
Verilog
module top;
|
|
reg [79:0] str;
|
|
integer val;
|
|
|
|
initial begin
|
|
// This should be a not defined in any module message.
|
|
$this_icarus_call_should_not_exist;
|
|
str = "5";
|
|
// This should be a system function is being called as a task error.
|
|
$sscanf(str, "%d", val);
|
|
// This should be a system task is being called as a function error.
|
|
val = $display;
|
|
end
|
|
endmodule
|