iverilog/ivtest/gold/pr2590274-fsv.gold

6 lines
230 B
Plaintext

warning: Found both default and explicit timescale based delays. Use
: -Wtimescale to find the design element(s) with no explicit
: timescale.
The time in w_time is: 1.000000e-09
The time in wo_time is: 1.000000e+00