iverilog/ivtest/vpi/timescale.v

18 lines
177 B
Verilog

`timescale 1us / 1ns
module usns;
initial begin
#123;
$mytest;
end
endmodule
`timescale 1ns / 1ns
module nsns;
initial begin
#456;
$mytest;
end
endmodule