iverilog/ivtest/vpi/mipname.v

14 lines
177 B
Verilog

module test3;
initial #1 $mytest;
endmodule
module test2;
initial #2 $mytest;
test3 t3();
endmodule
module test;
initial #3 $mytest;
test2 t2();
endmodule