iverilog/ivtest/vpi/find_sig.v

10 lines
243 B
Verilog

//---------------------------------------------------------------------------
//
//---------------------------------------------------------------------------
module xor_try;
(* ivl_do_not_elide *) reg unused;
initial $sn;
endmodule