iverilog/ivtest/vhdl_tests/reserved.v

module top();

  register loop();
  process signal();

endmodule // top

module register();

endmodule // register

module process();

  initial $display("PASSED");

endmodule // process