iverilog/ivtest/vhdl_tests/pr2554029.v

12 lines
151 B
Verilog

module test();
a a (.pi(pi));
endmodule // test
module a(input pi);
assign Pi = pi;
b b(.Pi(Pi));
endmodule // a
module b(input Pi);
endmodule