luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
iverilog/ivtest/vhdl_tests/pr2531370.v

6 lines
61 B
Verilog
Raw Blame History

module test();
initial
$display("Error: %m");
endmodule
Reference in New Issue View Git Blame Copy Permalink