iverilog/ivtest/vhdl_tests/pr2527366.v

7 lines
127 B
Verilog

module test(input b);
a ua(.BISTEA(b), .BISTEB(b));
endmodule // test
module a (input BISTEA, input BISTEB);
endmodule // a