51 lines
1.3 KiB
Verilog
51 lines
1.3 KiB
Verilog
// Copyright (c) 2014 CERN
|
|
// Maciej Suminski <maciej.suminski@cern.ch>
|
|
//
|
|
// This source code is free software; you can redistribute it
|
|
// and/or modify it in source code form under the terms of the GNU
|
|
// General Public License as published by the Free Software
|
|
// Foundation; either version 2 of the License, or (at your option)
|
|
// any later version.
|
|
//
|
|
// This program is distributed in the hope that it will be useful,
|
|
// but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
// GNU General Public License for more details.
|
|
//
|
|
// You should have received a copy of the GNU General Public License
|
|
// along with this program; if not, write to the Free Software
|
|
// Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
|
|
|
|
|
|
// Test real to integer conversion
|
|
|
|
module vhdl_rtoi_testbench;
|
|
vhdl_rtoi dut();
|
|
|
|
initial begin
|
|
#1; // wait for the no_init signal assignment
|
|
|
|
if (dut.a !== 2) begin
|
|
$display("FAILED 1");
|
|
$finish;
|
|
end
|
|
|
|
if (dut.b !== 4) begin
|
|
$display("FAILED 2");
|
|
$finish;
|
|
end
|
|
|
|
if (dut.c !== 5) begin
|
|
$display("FAILED 3");
|
|
$finish;
|
|
end
|
|
|
|
if (dut.d !== 17) begin
|
|
$display("FAILED 4");
|
|
$finish;
|
|
end
|
|
|
|
$display("PASSED");
|
|
end
|
|
endmodule
|