iverilog/ivtest/ivltests/vhdl_norg_stdlogic.vhd

17 lines
295 B
VHDL

library IEEE;
use IEEE.std_logic_1164.all;
entity nor_gate is
port (
a_i : in std_logic; -- inputs
b_i : in std_logic;
c_o : out std_logic -- output
);
end entity nor_gate;
architecture rtl of nor_gate is
begin
c_o <= a_i nor b_i;
end architecture rtl;