36 lines
1.0 KiB
Verilog
36 lines
1.0 KiB
Verilog
// Copyright (c) 2016 CERN
|
|
// Maciej Suminski <maciej.suminski@cern.ch>
|
|
//
|
|
// This source code is free software; you can redistribute it
|
|
// and/or modify it in source code form under the terms of the GNU
|
|
// General Public License as published by the Free Software
|
|
// Foundation; either version 2 of the License, or (at your option)
|
|
// any later version.
|
|
//
|
|
// This program is distributed in the hope that it will be useful,
|
|
// but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
// GNU General Public License for more details.
|
|
//
|
|
// You should have received a copy of the GNU General Public License
|
|
// along with this program; if not, write to the Free Software
|
|
// Foundation, Inc., 59 Temple Place / Suite 330, Boston, MA 02111/1307, USA
|
|
|
|
|
|
// Test initial conditional assignment evaluation
|
|
|
|
module vhdl_eval_cond_test;
|
|
logic in, out;
|
|
vhdl_eval_cond dut(in, out);
|
|
|
|
assign in = 1;
|
|
|
|
initial begin
|
|
if(out === 1'b0)
|
|
$display("PASSED");
|
|
else
|
|
$display("FAILED");
|
|
end
|
|
|
|
endmodule
|