iverilog/ivtest/ivltests/sv_var_module_inout1.v

12 lines
175 B
Verilog

// Check that using the var keyword for module ANSI inout ports results in an error
module test #(
inout var x
);
initial begin
$display("FAILED");
end
endmodule